

Gate tunable graphene-silicon Ohmic/Schottky contacts

Chun-Chung Chen,¹ Chia-Chi Chang,² Zhen Li,¹ A. F. J. Levi,¹ and Stephen B. Cronin¹

¹Department of Electrical Engineering, University of Southern California, Los Angeles, California 90089, USA

²Department of Physics, University of Southern California, Los Angeles, California 90089, USA

(Received 15 August 2012; accepted 9 November 2012; published online 29 November 2012)

We show that the I - V characteristics of graphene-silicon junctions can be actively tuned from rectifying to Ohmic behavior by electrostatically doping the graphene with a polymer electrolyte gate. Under zero applied gate voltage, we observe rectifying I - V characteristics, demonstrating the formation of a Schottky junction at the graphene-silicon interface. Through appropriate gating, the Fermi energy of the graphene can be varied to match the conduction or valence band of silicon, thus forming Ohmic contacts with both n - and p -type silicon. Over the applied gate voltage range, the low bias conductance can be varied by more than three orders of magnitude. By varying the top gate voltage from -4 to $+4$ V, the Fermi energy of the graphene is shifted between -3.78 and -5.47 eV; a shift of ± 0.85 eV from the charge neutrality point. Since the conduction and valence bands of the underlying silicon substrate lie within this range, at -4.01 and -5.13 eV, the Schottky barrier height and depletion width can be decreased to zero for both n - and p -type silicon under the appropriate top gating conditions. I - V characteristics taken under illumination show that the photo-induced current can be increased or decreased based on the graphene-silicon work function difference. © 2012 American Institute of Physics. [<http://dx.doi.org/10.1063/1.4768921>]

Metal-semiconductor interfaces form Schottky junctions due to the mismatch of their work functions and electron affinities.¹ These junctions are characterized by a Schottky barrier, a depletion width, and a rectifying behavior. In typical MOSFET devices, regions of heavily doped semiconductor are needed in order to reduce the high resistance associated with these metal-semiconductor junctions. However, these p^+ and n^+ regions present several problems as the channel lengths of transistors are scaled down to the 22 nm node and beyond. For example, diffusion of dopants into the active channel region can cause a significant reduction in the gain of these devices. Therefore, a method for producing low (or zero) Schottky barrier metal-semiconductor junctions without doping the semiconductor is highly desirable.

Polymer electrolyte doping has been reported as an effective way of doping carbon nanotubes and graphene.²⁻⁵ Lu *et al.* fabricated polymer electrolyte-gated carbon nanotube transistors,⁶ and Das *et al.* reported electrochemical top-gated graphene transistors, which show that the Fermi energy of graphene can be shifted by over 0.7 eV.⁷ From these previous works, the Fermi energy of graphene in our experiment is estimated to be shifted by ± 0.85 eV from the charge neutrality point by polymer electrolyte doping.

In our previous work, Schottky diode behavior was demonstrated in graphene-silicon junctions using a simple fabrication technique.⁸ Tongay *et al.* have observed Schottky contacts between bulk graphite and Si, GaAs, 4H-SiC, and GaN substrates.^{9,10} In these previous works, however, the Fermi energy of the graphene was not varied by an external gate. The Schottky junction behavior at graphene-semiconductor interfaces and graphene's highly transparent nature have also been extended to photovoltaic applications.¹¹⁻¹⁵ Graphene-silicon nanowire Schottky junctions have reported solar conversion efficiencies of 1.25%. The conversion efficiency of these graphene-silicon devices

could be further improved by exposing the graphene to SOCl_2 and HNO_3 vapors, which leads to p -type doping of the graphene.^{16,17} In this prior work, the enhancement in energy conversion efficiency was attributed to the increased graphene conductance caused by p -type doping. However, it is also likely that the variation of the Schottky junction with doping also contributed to their experimental observations. Tongay *et al.* have studied the effect of bromine intercalation of graphite on the Schottky barrier height formed at many-layer-graphene (MLG)/GaN interfaces.^{10,18} These previous works suggest that the electron transport in these devices can be changed by shifting of the graphene work function.

In this paper, we measure the I - V characteristics of graphene-silicon contacts while varying the work function (i.e., Fermi energy) of graphene. We explore the effects of both n - and p -type doping of graphene on the conductance of the interface, for both n - and p -type silicon substrates. Photocurrent generation in these graphene-silicon junctions is also studied as a function of graphene doping, in order to further understand the Schottky/Ohmic nature of the junction.

Graphene is grown on copper foil by chemical vapor deposition (CVD).¹⁹⁻²⁴ Poly(methyl methacrylate) (PMMA) is then spin coated on the graphene surface right after the growth to avoid unwanted doping from air and to prevent the graphene film from breaking during the graphene transfer process. The underlying copper foil is then etched away using copper etchant to separate the graphene film from the copper foil. Before transferring the graphene film, an oxidized silicon wafer is patterned photolithographically to expose $300 \times 300 \mu\text{m}$ windows, which are subsequently etched using buffered oxide etch (BOE) 7:1 in order to remove the SiO_2 and expose the underlying silicon. Pd/Ti (50/5 nm thickness) electrodes are deposited $100 \mu\text{m}$ away from the silicon windows, as shown in Figure 1(a). Graphene films are then transferred to the prepared substrates, and the




FIG. 1. (a) Optical microscope image of the graphene-on-silicon device before depositing the electrolyte top gate and (b) schematic diagram of the device structure.

PMMA is removed by acetone vapor. Another photolithography step is performed to etch all of the graphene in between adjacent devices. The polymer electrolyte is prepared by dissolving poly (ethylene oxide) (PEO) and lithium perchlorate (LiClO_4) (1:0.12 by weight) in methanol.⁶ It is then applied locally to the graphene-silicon contact region of the device, as shown schematically in Figure 1(b). A small bias voltage is applied between the graphene (through the Pd electrode) and the underlying silicon substrate. The top gate voltage is applied by inserting a small probe into the polymer.

Figure 2(a) shows the I - V_{bias} characteristics taken at various top gate voltages ranging from -4 V to $+4$ V for a p -type silicon wafer ($100 \text{ } \Omega/\text{cm}$, $p \sim 1.25 \times 10^{14} \text{ cm}^{-3}$). The inset figure shows the I - V_{bias} characteristics of the device taken at zero gate voltage, which exhibits rectifying behavior, indicating the formation of a Schottky junction. As a large negative (p -doping) gate voltage is applied, the I - V_{bias} characteristics evolve to Ohmic behavior, indicating a reduction of the Schottky barrier height and depletion width. Figure 2(b) shows the I - V_{bias} characteristics of a graphene-silicon interface for an n -type silicon wafer ($15 \text{ } \Omega/\text{cm}$, $n \sim 2.5 \times 10^{14} \text{ cm}^{-3}$). In this dataset, the opposite behavior is observed, in which Ohmic behavior appears at large positive (n -doping) gate voltages.

Figures 3(a) and 3(b) show the low bias conductance plotted as a function of the Fermi energy of graphene for p - and n -type silicon substrates, respectively. Over the applied gate voltage range, the conductance is varied by more than three orders of magnitude. The charge neutrality point was determined from the I - V characteristics of a similar graphene sample with source and drain electrodes in a field-effect transistor geometry.^{25,26} The device geometry and experimental results are shown in the supplemental document as Figures S1(a) and S1(b).²⁷ These data indicate that the

charge neutrality points occur at $V_g = 0.19$ V and 0.20 V, respectively, for graphene on p - and n -type silicon substrates. The graphene Fermi energy (E_F^{graphene}) is determined from the applied gate voltage using a top gate capacitance of $2.2 \times 10^{-6} \text{ F/cm}^2$, as described by Das *et al.*⁷ In Figure 3, the work function of graphene is shifted between -3.78 and -5.47 eV, which corresponds to $+0.82$ and -0.87 eV from the charge neutrality point.^{28,29} The conductance data in Figure 3 were collected under low bias voltages ranging from -0.02 V to 0.02 V, which should have a negligible effect on the doping of the graphene. Therefore, the graphene Fermi levels under various gate voltages are considered the same as those obtained from the transistor measurement. The solid vertical lines in the plots correspond to the conduction (E_c^{Si}) and valance (E_v^{Si}) bands of silicon, and the dashed line indicates the Fermi energy of the silicon substrate (E_F^{Si}). For the p -type silicon sample (Figure 3(a)), the low bias conductance increases as the graphene Fermi energy is decreased and tends to saturate after passing the valance band of silicon. For the n -type sample (Figure 3(b)), the conductance increases as the graphene Fermi energy approaches the conduction band of silicon. These observations indicate that p -type (n -type) doping of graphene leads to a decrease of the Schottky barrier formed with the underlying p -type (n -type) silicon, thus, leading to a transition from rectifying to Ohmic behavior, as observed in Figure 2.

Figure 4(a) shows the graphene-silicon I - V_{bias} characteristics for a p -type silicon substrate taken at different gate voltages under illumination with a 50 W fiber optic illuminator. For large negative gate voltages, we observe Ohmic behavior with no photo-generated current or voltage. Figure 4(b) shows the short circuit current (I_{sc}) dependence on the graphene Fermi energy, which increases sharply when the Fermi energy of the graphene exceeds that of the silicon substrate,




FIG. 2. I - V_{bias} characteristics taken at different gate voltages (V_g) of (a) graphene-Si (p -type) and (b) graphene-Si (n -type) devices. The inset figures show the I - V characteristics at $V_g = 0$ V.




FIG. 3. Low bias conductance plotted as a function of graphene Fermi energy for (a) graphene-Si (*p*-type) and (b) graphene-Si (*n*-type) devices. The right and left solid vertical lines represent the conduction and valence bands of silicon, and the middle dashed line represents the Fermi energy of silicon.




FIG. 4. (a) Graphene-silicon I - V_{bias} characteristics taken under illumination at different gate voltages. (b) Short circuit current (I_{sc}) with and without illumination plotted as a function of graphene Fermi energy.

and then saturates in the region near the conduction band of silicon. This implies that the depletion region in the underlying silicon substrate increases with the electron carrier concentration in the graphene. The increased depletion region is able to collect more light, thus resulting in an increased photocurrent. As mentioned above, Fan *et al.* also observed I_{sc} enhancement in their graphene-silicon device with chemical vapor doping, and attributed the I_{sc} enhancement to the increase in graphene conductance.¹⁶ However, both *p*- and *n*-type doping cause an increase in graphene conductance. Therefore, the increased depletion width provides a more plausible explanation of the I_{sc} enhancement with graphene doping.

Since the graphene is two-dimensional, it does not completely screen the gate field, which will penetrate into the Si, resulting in modulation of carrier concentrations in Si.³⁰ We, therefore, must consider depletion and/or accumulation of the Si substrate in our analysis. First, the Schottky barrier height is independent of silicon doping, and only depends on $E_{\text{c}}^{\text{Si}} - E_{\text{F}}^{\text{graphene}}$ for *n*-type silicon and $E_{\text{F}}^{\text{graphene}} - E_{\text{v}}^{\text{Si}}$ for *p*-type silicon. So, to first order, we do not expect the gate doping of the silicon to play a significant role in the I - V characteristics. Furthermore, since the graphene and silicon are either both *n*-doped or both *p*-doped, the effect of the gate on silicon will not switch between rectifying and Ohmic behavior. Also, since the density of states of the silicon is much larger than that of the graphene, we expect the relative change due to the gate to be negligible compared with graphene (i.e., $\Delta E_{\text{F}}^{\text{Si}} \ll \Delta E_{\text{F}}^{\text{graphene}}$). Finally, from Figure 4(b), the short circuit photocurrent generation is not observed until

the Fermi energy of graphene meets that of the silicon, where the depletion region begins to build. This experimental observation is consistent with the theoretical estimation of the graphene Fermi energy, and provides further evidence that the effects of gate doping in the underlying silicon substrate are negligible.

In conclusion, the I - V characteristics of graphene-silicon contacts can be tuned from rectifying to Ohmic behavior by electrostatically doping the graphene with a polymer electrolyte gate. We explore the effects of both *n*- and *p*-type doping of graphene on the I - V characteristics of the interface, for both *n*- and *p*-type silicon substrates. Through appropriate gating, the Fermi energy of the graphene can be varied to match the conduction or valence band of silicon, thus forming Ohmic contacts with both *n*- and *p*-type silicon. Similarly, the Schottky barrier height and depletion width can also be increased with electrostatic gating, resulting in rectifying diode behavior and large photocurrents. Over the applied gate voltage range, the low bias conductance can be varied by more than three orders of magnitude.

This research was supported in part by Department of Energy (DOE) Award No. DE-FG02-07ER46376 and Office of Naval Research (ONR) Award No. N000141010511.

¹Y. M. Shi, K. K. Kim, A. Reina, M. Hofmann, L. J. Li, and J. Kong, *ACS Nano* **4**, 2689–2694 (2010).

²D. K. Efetov and P. Kim, *Phys. Rev. Lett.* **105**, 256805 (2010).

³D. K. Efetov, P. Maher, S. Glinskis, and P. Kim, *Phys. Rev. B* **84**, 161412 (2011).

- ⁴A. Pachoud, M. Jaiswal, P. K. Ang, K. P. Loh, and B. Ozyilmaz, *EPL* **92**, 27001 (2010).
- ⁵K. F. Mak, C. H. Lui, J. Shan, and T. F. Heinz, *Phys. Rev. Lett.* **102**, 256405 (2009).
- ⁶C. G. Lu, Q. Fu, S. M. Huang, and J. Liu, *Nano Lett.* **4**, 623–627 (2004).
- ⁷A. Das, S. Pisana, B. Chakraborty, S. Piscanec, S. K. Saha, U. V. Waghmare, K. S. Novoselov, H. R. Krishnamurthy, A. K. Geim, A. C. Ferrari, and A. K. Sood, *Nat. Nanotechnol.* **3**, 210–215 (2008).
- ⁸C. C. Chen, M. Aykol, C. C. Chang, A. F. J. Levi, and S. B. Cronin, *Nano Lett.* **11**, 5097 (2011).
- ⁹S. Tongay, T. Schumann, and A. F. Hebard, *Appl. Phys. Lett.* **95**, 222103 (2009).
- ¹⁰S. Tongay, M. Lemaitre, T. Schumann, K. Berke, B. R. Appleton, B. Gila, and A. F. Hebard, *Appl. Phys. Lett.* **99**, 102102 (2011).
- ¹¹R. R. Nair, P. Blake, A. N. Grigorenko, K. S. Novoselov, T. J. Booth, T. Stauber, N. M. R. Peres, and A. K. Geim, *Science* **320**, 1308 (2008).
- ¹²S. Bae, H. Kim, Y. Lee, X. F. Xu, J. S. Park, Y. Zheng, J. Balakrishnan, T. Lei, H. R. Kim, Y. I. Song, Y. J. Kim, K. S. Kim, B. Ozyilmaz, J. H. Ahn, B. H. Hong, and S. Iijima, *Nat. Nanotechnol.* **5**, 574–578 (2010).
- ¹³X. M. Li, H. W. Zhu, K. L. Wang, A. Y. Cao, J. Q. Wei, C. Y. Li, Y. Jia, Z. Li, X. Li, and D. H. Wu, *Adv. Mater.* **22**, 2743–2748 (2010).
- ¹⁴C. Xie, P. Lv, B. A. Nie, J. S. Jie, X. W. Zhang, Z. Wang, P. Jiang, Z. Z. Hu, L. B. Luo, Z. F. Zhu, L. Wang, and C. Y. Wu, *Appl. Phys. Lett.* **99**, 133113 (2011).
- ¹⁵N. M. Gabor, J. C. W. Song, Q. Ma, N. L. Nair, T. Taychatanapat, K. Watanabe, T. Taniguchi, L. S. Levitov, and P. Jarillo-Herrero, *Science* **334**, 648–652 (2011).
- ¹⁶G. F. Fan, H. W. Zhu, K. L. Wang, J. Q. Wei, X. M. Li, Q. K. Shu, N. Guo, and D. H. Wu, *ACS Appl. Mater. Interfaces* **3**, 721–725 (2011).
- ¹⁷T. T. Feng, D. Xie, Y. X. Lin, Y. Y. Zang, T. L. Ren, R. Song, H. M. Zhao, H. Tian, X. Li, H. W. Zhu, and L. T. Liu, *Appl. Phys. Lett.* **99**, 233505 (2011).
- ¹⁸S. Tongay, T. Schumann, X. Miao, B. R. Appleton, and A. F. Hebard, *Carbon* **49**, 2033–2038 (2011).
- ¹⁹X. S. Li, W. W. Cai, J. H. An, S. Kim, J. Nah, D. X. Yang, R. Piner, A. Velamakanni, I. Jung, E. Tutuc, S. K. Banerjee, L. Colombo, and R. S. Ruoff, *Science* **324**, 1312–1314 (2009).
- ²⁰X. S. Li, W. W. Cai, L. Colombo, and R. S. Ruoff, *Nano Lett.* **9**, 4268–4272 (2009).
- ²¹I. Vlassiok, M. Regmi, P. F. Fulvio, S. Dai, P. Datskos, G. Eres, and S. Smirnov, *ACS Nano* **5**, 6069–6076 (2011).
- ²²A. Reina, X. T. Jia, J. Ho, D. Nezich, H. B. Son, V. Bulovic, M. S. Dresselhaus, and J. Kong, *Nano Lett.* **9**, 30–35 (2009).
- ²³K. S. Kim, Y. Zhao, H. Jang, S. Y. Lee, J. M. Kim, K. S. Kim, J. H. Ahn, P. Kim, J. Y. Choi, and B. H. Hong, *Nature* **457**, 706–710 (2009).
- ²⁴J. D. Wood, S. W. Schmucker, A. S. Lyons, E. Pop, and J. W. Lyding, *Nano Lett.* **11**, 4547–4554 (2011).
- ²⁵M. C. Lemme, T. J. Echtermeyer, M. Baus, and H. Kurz, *IEEE Electron Device Lett.* **28**, 282–284 (2007).
- ²⁶Y. H. Xu, C. Y. Chen, V. V. Deshpande, F. A. DiRenno, A. Gondarenko, D. B. Heinz, S. M. Liu, P. Kim, and J. Hone, *Appl. Phys. Lett.* **97**, 243111 (2010).
- ²⁷See supplementary material at <http://dx.doi.org/10.1063/1.4768921> for the FET device geometry and experimental results.
- ²⁸Y. J. Yu, Y. Zhao, S. Ryu, L. E. Brus, K. S. Kim, and P. Kim, *Nano Lett.* **9**, 3430–3434 (2009).
- ²⁹D. A. Neamen, *Semiconductor Physics and Devices*, 3rd ed. (McGraw-Hill, New York, 2003).
- ³⁰G. Gu and Z. J. Xie, *Appl. Phys. Lett.* **98**, 083502 (2011).